Job Listing Description

FPGA Design Engineer - Job ID 210547

Description:
We have an exciting contract opportunity for an FPGA Design Engineer to join a leading company in one of the following locations: Grand Rapids, MI / Baltimore, MD / Portland, OR / Boston, MA.

If you are interested in this opportunity, please click the link below to schedule a call: https://calendly.com/gomez_mari/30min.

🔹 US Citizenship is required.
🔹 Active Secret Security Clearance is mandatory.

Position Overview:
As a Lead FPGA Design Engineer, you will drive technology development and innovation, leading program planning, execution, and process improvements across multiple product lines. You will develop advanced design solutions, manage project schedules and costs, and play a key role in shaping both immediate and long-term technical objectives.

Key Responsibilities:
• Lead the FPGA design lifecycle across various platforms, including Xilinx, Microsemi, and others, ensuring efficiency and effectiveness.
• Develop innovative FPGA, ASIC, and CPLD solutions for avionics hardware applications, with a focus on patentable advancements.
• Implement VHDL designs using industry-standard design and simulation tools.
• Oversee requirements management in DOORs and create DO-254 certification artifacts.
• Develop and manage custom logic development project plans, focusing on scheduling and cost control.
• Prepare bids, proposals, and detailed architecture definitions within the product domain.
• Apply engineering expertise to resolve complex design, manufacturing, and technology issues.
• Analyze technical data to support decision-making, leveraging both internal and external sources.
• Mentor junior engineers and potentially lead projects with moderate risks and resources.
• Communicate complex technical information effectively, fostering consensus and using persuasion skills.
• Ensure technical documentation aligns with company policies and engineering procedures.

Basic Qualifications:
• Bachelor’s Degree (BS) in Electrical or Computer Engineering.
• 5–10 years of experience in FPGA design.

Preferred Qualifications:
• Master’s Degree (MS) in Electrical Engineering or Computer Science Engineering.
• 5+ years of experience in computing product development, specifically cSoC device architectures.
• Expertise in high-speed data interfaces (e.g., PCIe, AXI bus, SERDES, DMA).
• Familiarity with avionics interfaces and protocols (e.g., MIL-STD-1553, A429, A664, TSN).
• Proficiency with Intel Quartus, Lattice Diamond, Microsemi Libero, and Xilinx Vivado.
• Strong VHDL and UVM Test Bench experience.
• Hands-on experience with Mentor Graphics Expedition Enterprise and HyperLynx PI/SI.
• Exceptional communication skills (oral and written), with the ability to document, plan, market, and execute programs.
• Strong interpersonal and leadership skills.
• Knowledge of Mil/Aero/Avionics standards, DO-254 compliance, and Civil FAA Certification.
• Proven ability to analyze and solve complex engineering problems using critical thinking.

This is an excellent opportunity to work on cutting-edge avionics FPGA design while contributing to impactful technology solutions. If you have the expertise and clearance qualifications, we encourage you to apply!
 
Job Number: 210547
Job Location: Grand Rapids, MI
Rate: $80 to $95/ per/hr.
Per Diem: Yes
Overtime: yes
Duration: 12 Months +
Start Date: ASAP
Input Date: 03/28/2025
Last Updated: 04/09/2025
Firm Name: TAD PGS INC
Attention: Maria Gomez
Address: 12062 VALLEY VIEW ST STE 108
City, State: GARDEN GROVE, CA 92845
Phone: 657/250-1893
800 Phone: 800/261-3779
Email: maria.gomez@adeccona.com
Website: www.tadpgs.com

Previous Listing       Next Listing
Back to Abbreviated Search Results
Back to Complete Search Results
Back to Advanced Job Search

Phone: (425) 806-5200
Fax: (425) 806-5585
Email: staff@cjhunter.com
ContractJobHunter is a service of:
ContractJobHunter.com LLC
P.O. Box 3006, Bothell, WA 98041-3006, USA
Disclaimer
The content of this website is Copyright 2025 ContractJobHunter.com LLC
Terms of Use of ContractJobHunter
Refund Policy
Privacy Policy